

# Nanoscale III-V CMOS

J. A. del Alamo

Microsystems Technology Laboratories  
Massachusetts Institute of Technology

## Compound Semiconductor Week 2016

Toyama, Japan; June 26-30, 2016

### Acknowledgements:

- Students and collaborators: D. Antoniadis, J. Lin, W. Lu, A. Vardi, X. Zhao
- Sponsors: Applied Materials, DTRA, KIST, Lam Research, Northrop Grumman, NSF, Samsung
- Labs at MIT: MTL, EBL





# Moore's Law at 50: the end in sight?

THE WALL STREET JOURNAL


## Moore's Law Is Showing Its Age

The prediction about squeezing transistors onto silicon has been revised again.




# Moore's Law

Moore's Law = exponential increase in transistor density




# Moore's Law

How far can Si support Moore's Law?




# Transistor scaling → Voltage scaling → Performance suffers

Supply voltage:



Transistor current density:




Goals:

- Reduced footprint with moderate short-channel effects
- High performance at low voltage

# Moore's Law: it's all about MOSFET scaling

1. New device structures with improved scalability:



2. New materials with improved transport characteristics:


n-channel: Si → Strained Si → SiGe → InGaAs

p-channel: Si → Strained Si → SiGe → Ge → InGaSb


# Contents




1. Planar InGaAs MOSFET



2. InGaAs FinFETs




3. Gate-All-Around  
Nanowire MOSFET




4. InGaSb FinFETs


# 1. Self-aligned Planar InGaAs MOSFETs




Lin, IEDM 2012, 2013, 2014



Lee, EDL 2014; Huang, IEDM 2014





Sun, IEDM 2013, 2014



Chang, IEDM 2013




# Self-aligned Planar InGaAs MOSFETs @ MIT



Lin, IEDM 2012, 2013, 2014



Recess-gate process:

- CMOS-compatible
- Refractory ohmic contacts
- Extensive use of RIE



# Highest performance InGaAs MOSFET

- Channel:  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}/\text{InAs}/\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$
- Gate oxide:  $\text{HfO}_2$  (2.5 nm, EOT~ 0.5 nm)





$L_g = 70$  nm:

- Record  $g_{m,max} = 3.45$  mS/mm at  $V_{ds} = 0.5$  V
- $R_{on} = 190$   $\Omega \cdot \text{mm}$

# Excess OFF-state current






Transistor fails to turn off:



OFF-state current enhanced with  $V_{ds}$

→ *Band-to-Band Tunneling (BTBT) or Gate-Induced Drain Leakage (GIDL)*

# Excess OFF-state current





Lin, EDL 2014

Lin, TED 2015

$L_g \downarrow \rightarrow$  OFF-state current  $\uparrow$   
 $\rightarrow$  bipolar gain effect due to floating body


## 2. InGaAs FinFETs




Double-gate MOSFET

Tri-gate MOSFET

### Intel Si Trigate MOSFETs




22 nm Process




14 nm Process


# Bottom-up InGaAs FinFETs



Aspect-Ratio Trapping  
Fiorenza, ECST 2010





Epi-grown  
fin inside  
trench





Waldron, VLSI Tech 2014

# Top-down InGaAs FinFETs




Radosavljevic, IEDM 2010




Kim, IEDM 2013




# InGaAs FinFETs: $g_m$




Kim, IEDM 2013




Natarajan, IEDM 2014



Oxland, EDL 2016




Radosavljevic, IEDM 2011



Thathachary, VLSI 2015

$g_m$  normalized by width of gate periphery




- Narrowest InGaAs FinFET fin:  $W_f=15$  nm
- Best channel aspect ratio of InGaAs FinFET: 1.8
- $g_m$  much lower than planar InGaAs MOSFETs



# InGaAs FinFETs @ MIT




Key enabling technologies:  $\text{BCl}_3/\text{SiCl}_4/\text{Ar}$  RIE + digital etch



- Sub-10 nm fin width
- Aspect ratio > 20
- Vertical sidewalls

Vardi,  
DRC 2014,  
EDL 2015,  
IEDM 2015

# InGaAs FinFETs @ MIT





Vardi, VLSI Tech 2016

- CMOS compatible process
- Mo contact-first process
- Fin etch mask left in place → double-gate MOSFET

# InGaAs FinFETs @ MIT



$L_g=30$  nm,  $W_f=22$  nm,  $H_c=40$  nm  
(AR=1.8):



Current normalized by  $2 \times H_c$

At  $V_{DS}=0.5$  V:



- $g_m=1.4$  mS/ $\mu$ m
- $R_{on}=170$   $\Omega \cdot \mu$ m
- $S_{sat}=170$  mV/dec



Vardi, VLSI Tech 2016

# Most aggressively scaled FinFET

$L_g=20$  nm,  $W_f=7$  nm,  $H_c=40$  nm (AR=5.7):




At  $V_{DS}=0.5$  V:


- $g_m=170$   $\mu\text{S}/\mu\text{m}$
- $R_{on}=4$   $\text{k}\Omega\cdot\mu\text{m}$
- $S_{sat}=130$  mV/dec

# InGaAs FinFETs: $g_m$ benchmarking

$g_m$  normalized by width of gate periphery:




Vardi, VLSI Tech 2016




- First InGaAs FinFETs with  $W_f < 10$  nm
- Severe  $g_m$  degradation for thin  $W_f \rightarrow$  sidewall roughness?

# Latest results

- Scaled gate oxide:  $\text{HfO}_2$  with  $\text{EOT}=0.6$  nm
- Attention to line-edge roughness




Vardi, submitted 2016




Record results for InGaAs FinFETs with  $W_f < 25$  nm

# InGaAs FinFETs: $g_m$ benchmarking

$g_m$  normalized by fin width (FOM for density):





Vardi, submitted 2016



- Doubled  $g_m$  over earlier InGaAs FinFETs
- Still far below Si FinFETs  $\rightarrow$  poor sidewall charge control

# Impact of fin width on $V_T$

InGaAs doped-channel FinFETs: 50 nm thick,  $N_D \sim 10^{18} \text{ cm}^{-3}$






- Strong  $V_T$  sensitivity for  $W_f < 10 \text{ nm}$ ; much worse than Si
- Due to quantum effects


Vardi, IEDM 2015




### 3. Nanowire InGaAs MOSFETs




Waldron, EDL 2014



Tanaka, APEX 2010




Persson, EDL 2012 Tomioka, Nature 2012




- Nanowire MOSFET: ultimate scalable transistor
- Vertical NW: uncouples footprint scaling from  $L_g$  and  $L_c$  scaling


# InGaAs Vertical Nanowires on Si by direct growth



Riel, MRS Bull 2014



InAs NWs on Si by SAE




Björk, JCG 2012

# InGaAs VNW MOSFETs by top-down approach @ MIT



Key enabling technologies:

- RIE =  $\text{BCl}_3/\text{SiCl}_4/\text{Ar}$  chemistry
- Digital Etch (DE) =
  - ↗  $\text{O}_2$  plasma oxidation
  - ↘  $\text{H}_2\text{SO}_4$  oxide removal
- Sub-20 nm NW diameter
- Aspect ratio > 10
- Smooth sidewalls

Zhao, EDL 2014




# NW-MOSFET I-V characteristics: D=40 nm





## Single nanowire MOSFET:

- $L_{ch} = 80 \text{ nm}$
- $3 \text{ nm Al}_2\text{O}_3$  (EOT = 1.5 nm)
- $g_{m,pk} = 620 \mu\text{S}/\mu\text{m} @ V_{DS} = 0.5 \text{ V}$
- $S_{sat} = 110 \text{ mV/dec} @ V_{DS} = 0.5 \text{ V}$
- Approaches best bottom-up devices

[Berg, IEDM 2015]



# Self-aligned Bottom-up InAs NW-MOSFETs






Berg, IEDM 2015

VNW MOSFET array:

- VLS growth
- $D=28$  nm
- $L_{ch} = 190$  nm
- $g_{m,pk} = 850 \mu\text{S}/\mu\text{m}$  @  $V_{DS}=0.5$  V
- $S_{sat} = 154$  mV/dec @  $V_{DS}=0.5$  V


# How are we doing in terms of short-channel effects?



$S_{lin}$ : linear subthreshold swing  
 $L_g$ : gate length  
 $\lambda_c$ : electrostatic scaling length:  $f(t_{ox}, t_{ch})$

- Reasonable scaling behavior but...
- Excessive  $D_{it}$



del Alamo, J-EDS 2016






# 4. InGaSb p-type MOSFETs

Planar InGaSb MOSFET demonstrations:



Nainani, IEDM 2010




Takei, Nano Lett. 2012


# InGaSb p-type FinFETs @ MIT

Key enabling technology:

- $\text{BCl}_3/\text{N}_2$  RIE
- [digital etch under development]



15 nm fins, AR>13




20 nm fins, 20 nm spacing

- Smallest  $W_f = 15$  nm
- Aspect ratio >10
- Fin angle >  $85^\circ$
- Dense fin patterns



# InGaSb p-type FinFETs





- Fin etch mask left in place → double-gate MOSFET
- Channel: 10 nm In<sub>0.27</sub>Ga<sub>0.73</sub>Sb (compressively strained)
- Gate oxide: 4 nm Al<sub>2</sub>O<sub>3</sub> (EOT=1.8 nm)

Lu, IEDM 2015

# InGaSb FinFET I-V characteristics


- $L_g = 100$  nm,  $W_f = 30$  nm (AR=0.33)
- Normalized by conducting gate periphery




- First InGaSb FinFET
- Peak  $g_m$  approaches best InGaSb planar MOSFETs
- Poor turn off

Lu, IEDM 2015




# Co-integration of SiGe p-MOSFETs and InGaAs MOSFETs on SOI



Confined Epitaxial Lateral Overgrowth



6T-SRAM



Czornomaz,  
VLSI Tech 2016

# Conclusions

1. Great recent progress on planar, fin and nanowire InGaAs MOSFETs
2. Planar and multigate InGaAs MOSFETs exhibit nearly ideal electrostatic scaling behavior but poor  $D_{it}$
3. Device performance still lacking for multigate designs
4. P-type InGaSb MOSFETs in their infancy
5. Many issues to work out:  
sub-10 nm fin/nanowire fabrication, self-aligned contacts, device asymmetry, introduction of mechanical stress,  $V_T$  control, sidewall roughness, device variability, BTBT and parasitic HBT gain, trapping, self-heating, reliability, NW survivability, co-integration on n- and p-channel devices on Si, ...

# A lot of work ahead but... exciting future for III-V electronics

